• Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role.
United States Jobs Expertini

ASIC Design Technical Leader – Design & Timing Constraints Focus. Job Opening In San Jose – Now Hiring Cisco


Job description

The application window is expected to close on: US 6/30/2025

This position will be onsite in San Jose 5 days per week

Meet the Team

Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks.

Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and café, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide.

You will work with exceptional talent with vast ASIC design and development expertise.

With Cisco being a systems company, you will also have an opportunity to work with other ASIC teams in the journey of taking it from concept to first customer shipments

Your Impact

You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock groups, exceptions, and clock exclusivity.

Proficient in industry-standard SDC/STA tools and scripting for automation, you excel at identifying and resolving timing issues across all design levels.

You will collaborate with Front-end and Back-end teams to understand chip architecture and guide them in refining design and timing constraints for seamless physical design closure.

As part of this team, you’ll contribute to developing next-generation networking chips.

Responsibilities include: 

  • Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.

  • Option to also do block level RTL design or block or top-level IP integration.

  • Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level.

  • Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle.

  • Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development.

  • Creating fullchip clocking diagrams and related documentation.

  • Minimum Qualifications:

  • Bachelor’s Degree in Electrical or Computer Engineering with 8+ years of ASIC or related experience or Master’s Degree in Electrical or Computer Engineering with 6+ years of ASIC or related experience
  • Experience with block/full chip SDC development in functional and test modes.

  • Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus
  • Understanding of related digital design concepts (eg.

    clocking and async boundaries)
  • Experience with synthesis tools (eg.

    Synopsys DC/DCG/FC), Verilog/System Verilog programming
  • Preferred Qualifications:

  • Experience with constraint analyzer tools such as TCM (Timing Constraint Manager from Synopsys) and CCD (Conformal Constraint Designer from Cadence)
  • Experience with Spyglass CDC and glitch analysis
  • Experience using Formal Verification: Synopsys Formality and Cadence LEC.

  • Experience with scripting languages such as Python, Perl, or TCL

  • Required Skill Profession

    Computer Occupations


    • Job Details

    Related Jobs

    NVIDIA hiring ASIC Physical Design and Timing Engineer Job in Santa Clara, CA, United States
    NVIDIA
    Santa Clara, CA, United States
    NVIDIA hiring Senior ASIC Physical Design and Timing Engineer Job in Santa Clara, California, United States
    NVIDIA
    Santa Clara, California, United States
    NVIDIA hiring Senior ASIC Physical Design and Timing Engineer Job in Santa Clara, CA, United States
    NVIDIA
    Santa Clara, CA, United States
    Amazon hiring ASIC Design Engineer, Kuiper ASIC Design Job in Austin, TX, United States
    Amazon
    Austin, TX, United States
    Amazon hiring ASIC Design Engineer, Kuiper ASIC Design Job in Austin, TX, United States
    Amazon
    Austin, TX, United States
    Apple hiring Timing Design Engineer Job in Cupertino, CA, United States
    Apple
    Cupertino, CA, United States
    Apple hiring Timing Design Engineer Job in San Diego, CA, United States
    Apple
    San Diego, CA, United States
    Apple hiring Timing Design Engineer Job in San Diego, CA, United States
    Apple
    San Diego, CA, United States
    Apple hiring Timing Design Engineer Job in Cupertino, CA, United States
    Apple
    Cupertino, CA, United States
    Apple hiring Timing Design Engineer Job in San Diego, CA, United States
    Apple
    San Diego, CA, United States
    Apple hiring Timing Design Engineer Job in Cupertino, CA, United States
    Apple
    Cupertino, CA, United States
    Advanced Micro Devices, Inc hiring ASIC RTL Design Technical Lead Job in San Jose, California, United States
    Advanced Micro Devices, Inc
    San Jose, California, United States
    AMD hiring ASIC RTL Design Technical Expert Job in San Jose, California, United States
    AMD
    San Jose, California, United States
    Amazon Kuiper Manufacturing Enterprises LLC hiring Lead ASIC Design Engineer, Kuiper ASIC Design Job in Austin, Texas, United States
    Amazon Kuiper Manufacturing Enterprises LLC
    Austin, Texas, United States
    Amazon hiring Lead ASIC Design Engineer, Kuiper ASIC Design Job in Austin, TX, United States
    Amazon
    Austin, TX, United States
    OMNIVISION hiring ASIC Design Engineer Job in Santa Clara, California, United States
    OMNIVISION
    Santa Clara, California, United States
    Broadcom Inc. hiring ASIC Design Engineer Job in San Jose, California, United States
    Broadcom Inc.
    San Jose, California, United States
    Apple hiring ASIC Design Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Apple hiring ASIC Design Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Apple hiring ASIC Design Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Apple hiring ASIC Design Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Apple hiring ASIC Design Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Apple hiring ASIC Design Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Meta hiring ASIC Engineer, Design Job in Austin, TX, United States
    Meta
    Austin, TX, United States
    Meta hiring ASIC Engineer, Design Job in Sunnyvale, CA, United States
    Meta
    Sunnyvale, CA, United States
    Meta hiring Manager, ASIC Design Job in Sunnyvale, CA, United States
    Meta
    Sunnyvale, CA, United States
    NVIDIA hiring ASIC Design Engineer, System-ASIC Job in Santa Clara, California, United States
    NVIDIA
    Santa Clara, California, United States
    Apple hiring CPU Design Timing Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States
    Apple hiring CPU Design Timing Engineer Job in Austin, TX, United States
    Apple
    Austin, TX, United States
    Apple hiring CPU Design Timing Engineer Job in Santa Clara, CA, United States
    Apple
    Santa Clara, CA, United States

    Unlock Your ASIC Design Potential: Insight & Career Growth Guide


    Real-time ASIC Design Jobs Trends (Graphical Representation)

    Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph here. Uncover the dynamic job market trends for ASIC Design in San Jose, United States, highlighting market share and opportunities for professionals in ASIC Design roles.

    18263 Jobs in United States
    18263
    988 Jobs in San Jose
    988
    Download Asic Design Jobs Trends in San Jose and United States

    Are You Looking for ASIC Design Technical Leader – Design & Timing Constraints Focus. Job?

    Great news! is currently hiring and seeking a ASIC Design Technical Leader – Design & Timing Constraints Focus. to join their team. Feel free to download the job details.

    Wait no longer! Are you also interested in exploring similar jobs? Search now: .

    The Work Culture

    An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Cisco adheres to the cultural norms as outlined by Expertini.

    The fundamental ethical values are:

    1. Independence

    2. Loyalty

    3. Impartiapty

    4. Integrity

    5. Accountabipty

    6. Respect for human rights

    7. Obeying United States laws and regulations

    What Is the Average Salary Range for ASIC Design Technical Leader – Design & Timing Constraints Focus. Positions?

    The average salary range for a varies, but the pay scale is rated "Standard" in San Jose. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.

    What Are the Key Qualifications for ASIC Design Technical Leader – Design & Timing Constraints Focus.?

    Key qualifications for ASIC Design Technical Leader – Design & Timing Constraints Focus. typically include Computer Occupations and a list of qualifications and expertise as mentioned in the job specification. The generic skills are mostly outlined by the . Be sure to check the specific job listing for detailed requirements and qualifications.

    How Can I Improve My Chances of Getting Hired for ASIC Design Technical Leader – Design & Timing Constraints Focus.?

    To improve your chances of getting hired for ASIC Design Technical Leader – Design & Timing Constraints Focus., consider enhancing your skills. Check your CV/Résumé Score with our free Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.

    Interview Tips for ASIC Design Technical Leader – Design & Timing Constraints Focus. Job Success

    Cisco interview tips for ASIC Design Technical Leader – Design & Timing Constraints Focus.

    Here are some tips to help you prepare for and ace your ASIC Design Technical Leader – Design & Timing Constraints Focus. job interview:

    Before the Interview:

    Research: Learn about the Cisco's mission, values, products, and the specific job requirements and get further information about

    Other Openings

    Practice: Prepare answers to common interview questions and rehearse using the STAR method (Situation, Task, Action, Result) to showcase your skills and experiences.

    Dress Professionally: Choose attire appropriate for the company culture.

    Prepare Questions: Show your interest by having thoughtful questions for the interviewer.

    Plan Your Commute: Allow ample time to arrive on time and avoid feeling rushed.

    During the Interview:

    Be Punctual: Arrive on time to demonstrate professionalism and respect.

    Make a Great First Impression: Greet the interviewer with a handshake, smile, and eye contact.

    Confidence and Enthusiasm: Project a positive attitude and show your genuine interest in the opportunity.

    Answer Thoughtfully: Listen carefully, take a moment to formulate clear and concise responses. Highlight relevant skills and experiences using the STAR method.

    Ask Prepared Questions: Demonstrate curiosity and engagement with the role and company.

    Follow Up: Send a thank-you email to the interviewer within 24 hours.

    Additional Tips:

    Be Yourself: Let your personality shine through while maintaining professionalism.

    Be Honest: Don't exaggerate your skills or experience.

    Be Positive: Focus on your strengths and accomplishments.

    Body Language: Maintain good posture, avoid fidgeting, and make eye contact.

    Turn Off Phone: Avoid distractions during the interview.

    Final Thought:

    To prepare for your ASIC Design Technical Leader – Design & Timing Constraints Focus. interview at Cisco, research the company, understand the job requirements, and practice common interview questions.

    Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Cisco's products or services and be prepared to discuss how you can contribute to their success.

    By following these tips, you can increase your chances of making a positive impression and landing the job!

    How to Set Up Job Alerts for ASIC Design Technical Leader – Design & Timing Constraints Focus. Positions

    Setting up job alerts for ASIC Design Technical Leader – Design & Timing Constraints Focus. is easy with United States Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!