ASIC Verification Engineer, Ring/Blink ASIC Team

Join the team which delivers highly differentiated silicon into Blink and Ring battery powered devices.

Our verification team works on state-of-the art SoCs in a vertically integrated team environment to deliver products our customers love.

Our verification team is involved in early architectural and micro-architectural trade-offs to reduce time-to-revenue by shortening the DV cycle.

Innovators will be delighted with our integrated verification/validation environment that is used to perform architectural modeling to post-silicon validation.

The team works backwards from customer requirements to build super-low power, energy efficient designs that include the latest in AI, video processing, low power communications and CMOS fabrication technology.

Key job responsibilities
- Use and/or build bit accurate C models

- Evaluate block and sub-systems for testability/verifiability

- Write comprehensive block and system level testplans

- Build assertions, traffic generators and scoreboards

- Execute testplans and perform rigorous debug

- Bachelor's degree in Electrical / Computer Engineering or related field
- 6+ years experience in digital verification, preferably in image processor, SoC/Interfaces
- 3+ years experience in C/C++ and scripting (Python or TCL)
- 6+ years experience in System Verilog or UVM
- Master's or PH.D in Computer Engineering
- 8+ years experience in digital verification, preferably in areas of image processing.
- Familiarity with formal verification techniques
- Lab debug experience and/or FPGA debug
- Strong written and verbal skills

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers.

If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit