DSP or Serdes RTL Sr Principal Digital Design Engineer

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.


This is an opportunity to join a dynamic and growing team of engineers developing high-speed PMA layer IP for industry-standard protocols.

The successful candidate will be a highly self-motivated and results-oriented member of a small team of engineers that can learn and improve existing digital flows.

The candidate will primarily be responsible for front-end coding, scripting and developing flows at all phases of the digital design and functional verification.

It is further expected that the candidate will be able to work as part of a small and focused team of engineers and will be able to collaborate successfully as needed with the digital, analog and application teams.

Candidate should be willing to work full time in the San Jose office.

A Cadence satellite office (if senior with extensive SerDes exp.) will be considered.




Position Requirements

This team is focused on DSP and/or High Speed Serdes .

The ideal candidate will have at least 10 plus years of actual work experience in SerDes as well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status.

This includes but is not limited to:

+ Digital microarchitecture definition and documentation

+ RTL logic design, debug and functional verification

+ Strong background in DSP and algorithms is a plus.

+ Familiar with the PMA/PMD/PCS layers of the Ethernet protocol is a plus.

+ Understanding of digital architecture trade-offs for power, performance, and area

+ Understanding of proper handling of multiple asynchronous clock domains and their crossings

+ Understanding of Lint checks and proper resolution of errors

+ Understanding synthesis timing constraints, static timing analysis and constraint development

+ Understanding of fundamental physical design flows and stages

+ Understanding impacts of analog and mixed-signal design and verification on digital-on-top development flow.

+ Exhibit excellent communication skills and be self-motivated and well organized.

+ Experience with FPGA and/or emulation platform is a plus.

+ Firmware development of embedded microcontroller systems is a plus.

Substantial experience with Verilog is required, as are excellent logic and debug skills.

Engineering expertise in mixed-signal IP development procedures and Ethernet connectivity protocol knowledge are also strongly preferred.



#LI-MA1

The annual salary range for California is $154,000 to $286,000.

You may also be eligible to receive incentive compensation: bonus, equity, and benefits.

Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.

Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters.

Help us solve what others can’t.



Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)


Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

+ Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all.

If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.


Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .



E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law.

Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)


Cadence plays a critical role in creating the technologies that modern life depends on.

We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.


Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.


 Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.



Cadence is proud to be an equal opportunity employer.

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.



Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer.

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Required Skill Profession

Other General