Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: FPGA/ASIC Design Engineer.
United States Jobs Expertini

Urgent! FPGA/ASIC Design Engineer Job Opening In Camden New Jersey – Now Hiring Donatech Corporation

FPGA/ASIC Design Engineer



Job description

Position would require the candidate to be a W2 employee of Donatech.

US Citizenship Required.



Active Secret Clearance Required.


The FPGA/ASIC Design Engineer will be responsible for the architecture, implementation, verification/validation through Software integration test, for delivery of complex FPGAs AND/OR ASICs systems.

This is a key, high impact, high visibility role in the organization to ensure robust quality and delivery of Communication products for National Security.


Develop architectures for implementation of high throughput complex designs involving Cryptographic Algorithms (VHDL) with high speed protocols NVMe, PCIe/SRIOV, 10G-400G Ethernet, TCP/IP, and IP development/integration targeting ARM SOC FPGAs (Ex. Xilinx MPSOC) AND/OR ASICs.

Additionally, S/He will be responsible for writing/debugging tests/sequences for End-to-End simulation on UVM framework, with System Verilog Assertions, and also writing/debugging C++ based SW driven validation on SOC evaluation boards (Xilinx MPSOC) running Linux.

Our client has deployed state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Client/Microchip EDA including HLS, Mentor Questa family, VIPs for UVM, Clock Domain Crossing (CDC), Catapult (HLS).



Skills/Experience:

The successful candidate(s) will possess:

At least 3 year experience with proven track record of implementing complex algorithms targeting ASIC/FPGAs

Bachelor of Science in Electrical Engineering or Computer Science or equivalent Master of Science in Electrical Engineering or Computer Science preferred.

Proficiency in VHDL and FPGA design/debug Xilinx FPGA / Vivado

Excellent Analytical/Debug skills

Good verbal, written, and presentation skills

US Citizenship required

A PLUS for prior experience with:

High Level Synthesis (HLS) with Vivado,

Embedded SW C++ (OOP) and System Verilog Assertions (SVA)

Knowledge of high-speed protocols (PCIe, TCP/IP, Ethernet)



Required Skills:

VHDL Experience is required for all candidates to be considered.

Looking for mid-senior level folks

Proficient in VHDL > 5 yrs, Xilinx FPGA design EDA- Vivado

Must have done hands on multiple complex designs arch/design/verification/Synthesis/STA

Big Plus

Working with Ethernet protocol (not just instantiating the IP) Is a big plus.

Mentor EDA CDC/Lint/AC/RDC

 



Required Skill Profession

Other General



Your Complete Job Search Toolkit

✨ Smart • Intelligent • Private • Secure

Start Using Our Tools

Join thousands of professionals who've advanced their careers with our platform

Rate or Report This Job
If you feel this job is inaccurate or spam kindly report to us using below form.
Please Note: This is NOT a job application form.


    Unlock Your FPGA ASIC Potential: Insight & Career Growth Guide


  • Real-time FPGA ASIC Jobs Trends in Camden, New Jersey, United States (Graphical Representation)

    Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for FPGA ASIC in Camden, New Jersey, United States using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 852 jobs in United States and 9 jobs in Camden, New Jersey. This comprehensive analysis highlights market share and opportunities for professionals in FPGA ASIC roles. These dynamic trends provide a better understanding of the job market landscape in these regions.

  • Are You Looking for FPGA/ASIC Design Engineer Job?

    Great news! is currently hiring and seeking a FPGA/ASIC Design Engineer to join their team. Feel free to download the job details.

    Wait no longer! Are you also interested in exploring similar jobs? Search now: .

  • The Work Culture

    An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Donatech Corporation adheres to the cultural norms as outlined by Expertini.

    The fundamental ethical values are:
    • 1. Independence
    • 2. Loyalty
    • 3. Impartiality
    • 4. Integrity
    • 5. Accountability
    • 6. Respect for human rights
    • 7. Obeying United States laws and regulations
  • What Is the Average Salary Range for FPGA/ASIC Design Engineer Positions?

    The average salary range for a varies, but the pay scale is rated "Standard" in Camden New Jersey. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.

  • What Are the Key Qualifications for FPGA/ASIC Design Engineer?

    Key qualifications for FPGA/ASIC Design Engineer typically include Other General and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.

  • How Can I Improve My Chances of Getting Hired for FPGA/ASIC Design Engineer?

    To improve your chances of getting hired for FPGA/ASIC Design Engineer, consider enhancing your skills. Check your CV/Résumé Score with our free Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.

  • Interview Tips for FPGA/ASIC Design Engineer Job Success
    Donatech Corporation interview tips for FPGA/ASIC Design Engineer

    Here are some tips to help you prepare for and ace your job interview:

    Before the Interview:
    • Research: Learn about the Donatech Corporation's mission, values, products, and the specific job requirements and get further information about
    • Other Openings
    • Practice: Prepare answers to common interview questions and rehearse using the STAR method (Situation, Task, Action, Result) to showcase your skills and experiences.
    • Dress Professionally: Choose attire appropriate for the company culture.
    • Prepare Questions: Show your interest by having thoughtful questions for the interviewer.
    • Plan Your Commute: Allow ample time to arrive on time and avoid feeling rushed.
    During the Interview:
    • Be Punctual: Arrive on time to demonstrate professionalism and respect.
    • Make a Great First Impression: Greet the interviewer with a handshake, smile, and eye contact.
    • Confidence and Enthusiasm: Project a positive attitude and show your genuine interest in the opportunity.
    • Answer Thoughtfully: Listen carefully, take a moment to formulate clear and concise responses. Highlight relevant skills and experiences using the STAR method.
    • Ask Prepared Questions: Demonstrate curiosity and engagement with the role and company.
    • Follow Up: Send a thank-you email to the interviewer within 24 hours.
    Additional Tips:
    • Be Yourself: Let your personality shine through while maintaining professionalism.
    • Be Honest: Don't exaggerate your skills or experience.
    • Be Positive: Focus on your strengths and accomplishments.
    • Body Language: Maintain good posture, avoid fidgeting, and make eye contact.
    • Turn Off Phone: Avoid distractions during the interview.
    Final Thought:

    To prepare for your FPGA/ASIC Design Engineer interview at Donatech Corporation, research the company, understand the job requirements, and practice common interview questions.

    Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Donatech Corporation's products or services and be prepared to discuss how you can contribute to their success.

    By following these tips, you can increase your chances of making a positive impression and landing the job!

  • How to Set Up Job Alerts for FPGA/ASIC Design Engineer Positions

    Setting up job alerts for FPGA/ASIC Design Engineer is easy with United States Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!