Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: Sr Advanced ASIC FPGA Verification Engineer.
United States Jobs Expertini

Urgent! Sr Advanced ASIC FPGA Verification Engineer Job Opening In Scottsdale – Now Hiring General Dynamics

Sr Advanced ASIC FPGA Verification Engineer



Job description

Basic Qualifications

Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 8 years of relevant experience; or Master's degree plus a minimum of 6 years of relevant experience.

Clearance Requirements:

Department of Defense TS/SCI security clearance is preferred at time of hire.

Candidates must be able to obtain a TS/SCI clearance within a reasonable amount of time from date of hire.

Applicants selected will be subject to a Government security investigation and must meet eligibility requirements for access to classified information.

Due to the nature of work performed within our facilities, citizenship is required.


Responsibilities for this Position


Primary Job Qualifications:

We encourage you to apply if you have any of these preferred skills or experiences:

  • In-depth experience using RTL simulation tools such as Siemens Mentor Graphics Questa or Modelsim tools or equivalent in a Linux Environment
  • In-depth knowledge ofSystem Verilogobject orientedprogramming and theUniversal Verification Methodology (UVM)UnderstandsUVM TestbenchArchitectures Comfortable using and developing UVMagents, bus functionalmodelsUnderstands different types ofcoverage, usage of cover classes, cover points, etcExperience with predictive testbench components,functional coverageandassertionsExperience withconstrained randomtestingExperience with theRegister Abstraction Layer
  • Familiarity withrequirements-based verification, requirement tracing, and developing requirement verification strategies etc
  • Experience with scripting languages such as Linusshell scripts, TCL, Python
  • Familiarity with usingFormalVerification tools, code coverage, writing waivers etc
  • Familiarity with the following are also helpfulQuesta Verification IP (QVIP)Developing UVM testbenches for designs implemented inXilinxdevices with XilinxIPandSoCs AXIprotocols, PCIe, Space Wire, and Ethernet interfaces DSPfunctions and common signal processing componentsFamiliar with debugging FPGA/ASIC hardware and assisting with HW/SW integrationContinuous Integration features ofGITLab
  • Duties and Tasks:
    • Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments
    • Determines architecture, system simulation and detailed design approach
    • Defines module interfaces and all aspects of device design and simulation
    • Creates test and simulation plans that establish functional criteria
    • Verifies test results and analyzes performance
    • May also review vendor capabilities and simulation tools
    • Participates in the improvement of the ASIC/FPGA organizational processes
    • Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle
    • May provide leadership and/or direction to lower level employees
    • Independently determines approach to solutions
    • Contributes to the completion of major programs and projects
    • Plans and executes project tasks for activities described above

    General Knowledge, Skills and Abilities:
    •This candidate must have an ability to operate in a team environment and learn new skills to accomplish the verification goals.


    • Proficient use and understanding of ASIC/FPGA engineering concepts, principles, and theories
    • Proficient in the principles and techniques of ASIC/FPGA design and the design process
    • Keeps abreast of technology trends
    • Proficient awareness of business objectives and Engineering’s role in achieving
    • Proficient in Microsoft Office applications
    • Proficient written and verbal communications skills
    •Ability to think creatively
    • Ability to multi-task
    • Proficient skill in communicating issues, impacts, and corrective actions
    • Regular contact with senior levels of internal work groups
    • Works under limited direction
    • Contact with project leaders and other professionals within the Engineering department and with project teams across the company
    • Some contact with external customers

    Workplace Options:
    This position is fully on-site or hybrid/flex, as mutually agreed.
    While on-site, you will be a part of the Scottsdale, AZ team.

    Learn more at 

    Key Words: Verification, ASIC, FPGA, SystemVerilog, Verilog, Assertions (SVA), OVM, UVM, Digital Signal Processing (DSP), functional coverage, constrained random, formal verification, constrained random testing 

    #LI-Hybrid

    #CJ1




    Target salary range: USD $148, - USD $165,;This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.).

    Actual pay may vary.

    This job posting will remain open until the position is filled.


    Required Skill Profession

    Engineers



    Your Complete Job Search Toolkit

    ✨ Smart • Intelligent • Private • Secure

    Start Using Our Tools

    Join thousands of professionals who've advanced their careers with our platform

    Rate or Report This Job
    If you feel this job is inaccurate or spam kindly report to us using below form.
    Please Note: This is NOT a job application form.


      Unlock Your Sr Advanced Potential: Insight & Career Growth Guide


    • Real-time Sr Advanced Jobs Trends in Scottsdale, United States (Graphical Representation)

      Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Sr Advanced in Scottsdale, United States using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 59425 jobs in United States and 97 jobs in Scottsdale. This comprehensive analysis highlights market share and opportunities for professionals in Sr Advanced roles. These dynamic trends provide a better understanding of the job market landscape in these regions.

    • Are You Looking for Sr Advanced ASIC FPGA Verification Engineer Job?

      Great news! is currently hiring and seeking a Sr Advanced ASIC FPGA Verification Engineer to join their team. Feel free to download the job details.

      Wait no longer! Are you also interested in exploring similar jobs? Search now: .

    • The Work Culture

      An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at General Dynamics adheres to the cultural norms as outlined by Expertini.

      The fundamental ethical values are:
      • 1. Independence
      • 2. Loyalty
      • 3. Impartiality
      • 4. Integrity
      • 5. Accountability
      • 6. Respect for human rights
      • 7. Obeying United States laws and regulations
    • What Is the Average Salary Range for Sr Advanced ASIC FPGA Verification Engineer Positions?

      The average salary range for a varies, but the pay scale is rated "Standard" in Scottsdale. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.

    • What Are the Key Qualifications for Sr Advanced ASIC FPGA Verification Engineer?

      Key qualifications for Sr Advanced ASIC FPGA Verification Engineer typically include Engineers and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.

    • How Can I Improve My Chances of Getting Hired for Sr Advanced ASIC FPGA Verification Engineer?

      To improve your chances of getting hired for Sr Advanced ASIC FPGA Verification Engineer, consider enhancing your skills. Check your CV/Résumé Score with our free Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.

    • Interview Tips for Sr Advanced ASIC FPGA Verification Engineer Job Success
      General Dynamics interview tips for Sr Advanced ASIC FPGA Verification Engineer

      Here are some tips to help you prepare for and ace your job interview:

      Before the Interview:
      • Research: Learn about the General Dynamics's mission, values, products, and the specific job requirements and get further information about
      • Other Openings
      • Practice: Prepare answers to common interview questions and rehearse using the STAR method (Situation, Task, Action, Result) to showcase your skills and experiences.
      • Dress Professionally: Choose attire appropriate for the company culture.
      • Prepare Questions: Show your interest by having thoughtful questions for the interviewer.
      • Plan Your Commute: Allow ample time to arrive on time and avoid feeling rushed.
      During the Interview:
      • Be Punctual: Arrive on time to demonstrate professionalism and respect.
      • Make a Great First Impression: Greet the interviewer with a handshake, smile, and eye contact.
      • Confidence and Enthusiasm: Project a positive attitude and show your genuine interest in the opportunity.
      • Answer Thoughtfully: Listen carefully, take a moment to formulate clear and concise responses. Highlight relevant skills and experiences using the STAR method.
      • Ask Prepared Questions: Demonstrate curiosity and engagement with the role and company.
      • Follow Up: Send a thank-you email to the interviewer within 24 hours.
      Additional Tips:
      • Be Yourself: Let your personality shine through while maintaining professionalism.
      • Be Honest: Don't exaggerate your skills or experience.
      • Be Positive: Focus on your strengths and accomplishments.
      • Body Language: Maintain good posture, avoid fidgeting, and make eye contact.
      • Turn Off Phone: Avoid distractions during the interview.
      Final Thought:

      To prepare for your Sr Advanced ASIC FPGA Verification Engineer interview at General Dynamics, research the company, understand the job requirements, and practice common interview questions.

      Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the General Dynamics's products or services and be prepared to discuss how you can contribute to their success.

      By following these tips, you can increase your chances of making a positive impression and landing the job!

    • How to Set Up Job Alerts for Sr Advanced ASIC FPGA Verification Engineer Positions

      Setting up job alerts for Sr Advanced ASIC FPGA Verification Engineer is easy with United States Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!